## AMENDMENT TO THE SPECIFICATION

Please replace Paragraph [0002] with the following amended paragraph:

This application discloses subject matter related to the [0002] subject matter disclosed in the following commonly owned co-pending patent applications: following commonly owned co-pending patent applications: (i) "Programmable Clock Synchronizer," filed on 07/30/2003; Application No. 10/630,159 filed \_\_\_\_\_ Application No. \_\_\_\_\_ (Docket No. 200207722-2), in the name(s) of: Richard W. Adkisson; (ii) "System and Method for Synchronizing Multiple Synchronizer Controllers," filed on 07/30/2003; Application No. 10/629,989 filed \_\_\_\_\_ Application No. \_\_\_\_\_ (Docket No. 200207724-1), in the name(s) of: Richard W. Adkisson; (iii) "System and Method for Maintaining a Stable Synchronization State in a Programmable Clock Synchronizer," filed on 07/30/2003; Application No. 10/630,297 filed \_\_\_\_\_; Application No. \_\_\_\_\_ (Docket No. 200208008-1), in the name(s) of: Richard W. Adkisson; (iv) "System and Method for Compensating for Skew between a First Clock Signal and a Second Clock Signal," filed on 07/30/2003; Application

No. 10/630,317	filed	; Appl	ication No
(Docket	No. 200208009	9-1), in the n	ame(s) of: Richard W.
Adkisson; and	(v) "Phase	Detector for	a Programmable Clock
Synchronizer,"	filed on 07/30	/2003; Applicat	<u>ion No. 10/630,298 (now</u>
issued as U.S.	Patent No. 6	,864,722) <del>filed</del>	<del></del>
Application No.		(Docket No	. 200208010-1), in the
name(s) of: Ric	chard W. Adkis	son, all of whi	ch are incorporated by
reference herein.			

Please replace Paragraph [0059] with the following amended paragraph:

Additional details regarding the various functional blocks and sub-systems described hereinabove with respect to the bus clock synchronizer controller portion and core clock synchronizer controller portion as well as the overall programable synchronizer system may be found in the following commonly owned co-pending patent applications: (i) "System and Method for Synchronizing Multiple Synchronizer Controllers," filed on 07/30/2003; Application No. 10/629,989 filed \_\_\_\_\_\_\_ Application No. \_\_\_\_\_\_ (Docket No. 200207724-1), in the name(s) of: Richard W. Adkisson; (ii) "System and Method for Maintaining a Stable Synchronization State in a Programmable Clock Synchronizer," filed on 07/30/2003; Application No. 10/630,297 filed \_\_\_\_\_\_ ; Application No. \_\_\_\_\_\_ (Docket No. 200208008-1), in the name(s) of: Richard W. Adkisson; (iii) "System and Method for Compensating for Skew between a First Clock Signal and a Second Clock Signal, " filed on 07/30/2003; Application No. 10/630,317 filed \_\_\_\_\_\_\_\_, Application No. \_\_\_\_\_\_ \_\_\_\_\_ (Docket No. 200208009-1), in the name(s) of: Richard W. Adkisson; and (iv) "Phase Detector for a Programmable Clock

Synchronizer, filed on 07/30/2003; Application No. 10/630,298 (now issued as U.S. Patent No. 6,864,722) filed \_\_\_\_\_\_\_\_,

Application No. \_\_\_\_\_\_\_ (Docket No. 200208010-1), in the name(s) of: Richard W. Adkisson, all of which are incorporated by reference herein.